
Recommended readings:


Unit - 6.1, 6.2, 6.4, 6.5

Introduction : 
Logic circuit is divided into two types.

1. Combinational Logic Circuit
2. Sequential Logic Circuit

Definition:

1. Combinational Logic Circuit:
The circuit in which outputs depend on only present value of inputs. So it is possible to describe each output as a function of inputs by using Boolean expression. No memory element involved. No clock input. Circuit is implemented by using logic gates. The propagation delay depends on the delay of logic gates. Examples of combinational logic circuits are: full adder, subtractor, decoder, code converter, multiplexers, etc.

2. Sequential Circuits:
Sequential Circuit is the logic circuit in which output depends on present value of inputs at that instant and past history of circuit i.e. previous output. The past output is stored by using a memory device. The internal data stored in the circuit is called state. The clock is required for synchronization. The delay depends on propagation delay of circuit and clock frequency. The examples are flip-flops, registers, counters, etc.

- Basic Bistable element.
  - Flip-Flop is Bistable element.
o It consist of two cross coupled NOT Gates.
o It has two stable states.
o Q and $Q$ are two outputs complement of each other.
o The data stored 1 or 0 in basic bistable element is state of flip-flop.
o 1 – State is set condition for flip-flop.
o 0 – State is reset / clear for flip-flop.
o It stores 1 or 0 state as long power is ON.

Latches :

S-R Latch : Set-reset Flip-Flop

- Latch is a storage device by using Flip-Flop.
- Latch can be controlled by direct inputs.
- Latch outputs can be controlled by clock or enable input.
- Q and $\bar{Q}$ are present state for output.
- $Q^+$ and $\bar{Q}^+$ are next states for output.
- The function table / Truth table gives relation between inputs and outputs.
- The S=R=1 condition is not allowed in SR FF as output is unpredictable.
Application of SR Latch:

- A switch debouncer
- Bouncing problem with Push button switch.
- Debouncing action.
- SR Flip-Flop as switch debouncer.

**Gated SR Latch:**

\[\text{Enable input C is clock input.}\]
\[\text{C}=1, \text{Output changes as per input condition.}\]
\[\text{C}=0, \text{No change of state.}\]
\[\text{S}=1, \text{R}=0 \text{is set condition for Flip-flop.}\]
\[\text{S}=0, \text{R}=1 \text{is reset condition for Flip-flop.}\]
\[\text{S}=\text{R}=1 \text{is ambiguous state, not allowed.}\]
JK Flip-Flop by using SR Flip-Flop

- JK FF is modified version of SR FF.
- Due to feedback from output to input AND Gate J=K=1 is toggle condition for JK FF.
- The output is complement of the previous output.
- This condition is used in counters.
- T-FF is modified version of JK FF in which T=J=K=1.

**Function Table**

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>J</td>
<td>K</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>x</td>
<td>x</td>
</tr>
</tbody>
</table>

In SR FF, S=R=1 condition is not allowed.

- JK FF is modified version of SR FF.
- Due to feedback from output to input AND Gate J=K=1 is toggle condition for JK FF.
- The output is complement of the previous output.
- This condition is used in counters.
- T-FF is modified version of JK FF in which T=J=K=1.
Gated D Latch:

- D Flip-Flop is Data Flip-Flop.
- D Flip-Flop stores 1 or 0.
- R input is complement of S.
- Only one D input is present.
- D Flip-Flop is a storage device used in register.
Master slave SR Flip-Flop

- Two SR Flip-Flop, 1\textsuperscript{st} is Master and 2\textsuperscript{nd} is slave.
- Master Flip-Flop is positive edge triggered.
- Slave Flip-Flop is negative edge triggered.
- Slave follows master output.
- The output is delayed.
Master slave JK Flip-Flop

- In SR Flip-Flop the input combination S=R=1 is not allowed.
- JK FF is modified version of SR FF.
- Due to feedback from slave FF output to master, J=K=1 is allowed.
- J=K=1, toggle, action in FF.
- This finds application in counter.
Positive Edge Triggered D Flip-Flop

- When \( C=0 \), the output of AND Gate 2 & 3 is equal to 1.
  \[ \bar{S} = \bar{R} = 1, \text{ No Change of State} \]

- If \( C=1, D=1 \), the output of AND Gate 2 is 0 and 3 is 1.
  \[ \bar{S} = 0, \bar{R} = 1, Q = 1 \text{ and } \bar{Q} = 0 \]
Recommended question and answer – unit-5

Jan 2009

Q.6 a) Design a 4-bit universal shift register using positive edge triggered D flip-flops to operate as shown in the table.

<table>
<thead>
<tr>
<th>Select line</th>
<th>Data line selected</th>
<th>Register operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>0</td>
<td>HOLD</td>
</tr>
<tr>
<td>0 1</td>
<td>1</td>
<td>shift right</td>
</tr>
<tr>
<td>1 0</td>
<td>2</td>
<td>shift left</td>
</tr>
<tr>
<td>1 1</td>
<td>3</td>
<td>Parallel load</td>
</tr>
</tbody>
</table>

Ans. : Universal shift register: A register capable of shifting in one direction only is a unidirectional shift register. A register capable of shifting in both directions is a bidirectional shift register. If the register has both shifts (right shift and left shift) and parallel load capabilities, it is referred to as Universal shift register. The Fig. 5 (See next page) shows the 4-bit universal shift register. It has all the capabilities listed above. It consists of four flip-flops and four multiplexers. The four multiplexers have two common selection inputs S1 and S0 and they select appropriate input for D flip-flop. The Table 1 shows the register operation depending on the selection inputs of multiplexers. When S1 S0 = 00, input 0 is selected and the present value of the register is applied to the D inputs of the flip-flops. This results in a change in the register value. When S1S0 = 01, input 1 is selected and circuit connections are such that it operates as a right shift register. When S1S0 = 10, input 2 is selected and circuit connections are such that it operates as a left shift register. Finally, when S1S0 = 11, the binary information on the parallel input lines is transferred into the register simultaneously and it is a parallel load operation.

<table>
<thead>
<tr>
<th>Mode control</th>
<th>Register operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>No change</td>
</tr>
<tr>
<td>0 1</td>
<td>Shift right</td>
</tr>
<tr>
<td>1 0</td>
<td>Shift left</td>
</tr>
<tr>
<td>1 1</td>
<td>Parallel load</td>
</tr>
</tbody>
</table>

Table 1 Mode control and register operation
5. What is the significance of edge triggering? Explain the working of edge triggered D-flip-flop and T-flip-flop with their functional table. (6)

Ans. : For the edge triggered FF, it is necessary to apply the clock signal in the form of sharp positive and negative spikes instead of in the form of pulse train. These spikes can be derived from the rectangular clock pulses with the help of a passive differentiator as shown in Fig. 14. Edge triggered D Flip-Flop Fig. 15 shows the edge triggered DFF. It consists of gated 0 latch and a differentiator circuit. The clock pulses are applied to the circuit through a differentiator formed by R1C and a rectifier circuit consisting of diode 0 and R2. The NAND gates 1 through 5 form a D latch. The differentiator converts the clock pulse! into positive and negative spikes as shown in the Fig. 16 and the combination of D and R2 will allow only the positive spikes to pass through blocking the negative spikes.
Fig. 14 Use of differentiator to obtain sharp edges

Fig. 15 Gated SR latch
Aug 2009

Q5 a) Clearly distinguish between

i) Synchronous and asynchronous circuits.

ii) Combinational and sequential circuits.

Ans. i) Synchronous and asynchronous circuits:

<table>
<thead>
<tr>
<th>Sr. No.</th>
<th>Synchronous sequential circuits</th>
<th>Asynchronous sequential circuits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>In synchronous circuits, memory elements are clocked flip-flops.</td>
<td>In asynchronous circuits, memory elements are either unlocked flip-flops or time delay elements.</td>
</tr>
<tr>
<td>2.</td>
<td>In synchronous circuits, the change in input signals can affect memory element upon assertion of clock signal.</td>
<td>In asynchronous circuits change in input signals can affect memory element at any instant of time.</td>
</tr>
<tr>
<td>3.</td>
<td>The maximum operating speed of clock depends on time delays involved.</td>
<td>Because of absence of clock, asynchronous circuits can operate faster than synchronous circuits.</td>
</tr>
<tr>
<td>4.</td>
<td>Easier to design.</td>
<td>More difficult to design.</td>
</tr>
</tbody>
</table>

b) Explain the working of 4-bit asynchronous counter.
1) 4 flip-flops are employed to create a 4-bit asynchronous counter as shown.

2) The clock signal is connected to the clock input of only first stage flip-flop.

3) Because of the inherent propagation delay time through a flip-flop, two flip-flops never trigger simultaneously. Thus, it works in an asynchronous operation.

4) Output of the first flip-flop triggers the second flip-flop and so on.

S) At the output of flip-flops, we get the counted value of the counter.

1) Initially, the register is cleared.

.: all the outputs QA’ QSI QCI Qo are zero.

2) The complement of Q 0 is 1 which is connected back to the D input of first stage.

.: DA is, 1.

.: The output becomes QA = 1, Qs = 0, Qc = a and Qo = O.

3) The next clock pulse produces QA = 1, Q B = 1, Q C = a and Q 0 = O.

The sequence is given as:
b) Fig. 2 shows a BCD counter that produces a 4-bit output representing code for the number of pulses that have been applied to the counter. For example, after four pulses have occurred, the counter output (ABeD) = (0000h = (04)10h. The counter resets to 0000 on the tenth pulse and starts counting over again. Design the logic circuit that produces a high output whenever the count is 2, 3, or 9. Use K-mapping and take advantage of "don't care" conditions. Implement the logic circuit using NAND gates.
### Table

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

### Explanation

BCD numbers are present in the range from 0 to 9 and from 10 to 15. If any digit of 2, 3, or 0 is detected, we take the output as 1.

### K-map Simplification

Output = \( AD + BC \)

### Implementation Using NAND Gates

#### NOT

\[ \overline{A} \]

#### AND

\[ AB \]

#### OR

\[ AB \]

### Fig. 2 (a)

#### Implementation Using NAND gate:

- **Fig. 2 (a)**
- **Fig. 2 (b)**
- **Fig. 2 (c)**
Q.4 a) Design a 4-bit BCD adder circuit using 7483 IC chip, with self correcting circuit i.e., a provision has to be made in the circuit, in case if the sum of the BCD number exceeds 9. (12)

Ans: The truth table is given as:

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S_3$</td>
<td>$S_2$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

K-map simplification:

\[
Y = S_3S_2 + S_3S_1
\]
Aug-2007

b) Implement the following Boolean function using 8:1 MUX:
\[ f(A, B, C, D) = \Sigma m(1, 2, 5, 9, 10, 14) \]

Sol: Implementation Table:

<table>
<thead>
<tr>
<th>( C )</th>
<th>( D_0 )</th>
<th>( D_1 )</th>
<th>( D_2 )</th>
<th>( D_3 )</th>
<th>( D_4 )</th>
<th>( D_5 )</th>
<th>( D_6 )</th>
<th>( D_7 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>( \Theta )</td>
<td>( \Theta )</td>
<td>3</td>
<td>4</td>
<td>( \Theta )</td>
<td>6</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>( \Theta )</td>
<td>( \Theta )</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>( \Theta )</td>
<td>15</td>
</tr>
</tbody>
</table>

Fig. 10

Multlexer Implementation:

Fig. 11